HAL v1.1.8 releases: The Hardware Analyzer
HAL- Hardware Analyzer
Hardware Analyzer (HAL) [/hel/] is a comprehensive reverse engineering and manipulation framework for gate-level netlists focusing on efficiency, extendability, and portability. HAL comes with a fully-fledged plugin system, allowing to introduce arbitrary functionalities to the core.
- Natural directed graph representation of netlist elements and their connections
- Support for custom gate libraries
- High-performance thanks to optimized C++ core
- Modularity: write your own C++ Plugins for efficient netlist analysis and manipulation (e.g. via graph algorithms)
- A feature-rich GUI allowing for visual netlist inspection and interactive analysis
- An integrated Python shell to exploratively interact with netlist elements and to interface plugins from the GUI
- Fix command line parsing
- Fix parse all_options from main
- Fixed set log option as command line parameter without stopping execution
- Fixed assign parsing for yosys verilog output
Copyright (c) 2019 Ruhr-Universität Bochum, Lehrstuhl für Eingebettete Sicherheit. All Rights Reserved.
Copyright (c) 2019 Marc Fyrbiak, Sebastian Wallat, Max Hoffmann (“ORIGINAL AUTHORS”). All rights reserved.